The University of Texas at Arlington

Lecture 8 Addressing, Tables, Banks, Memory





CSE 3442/5442

Embedded Systems 1

Based heavily on slides by Dr. Gergely Záruba and Dr. Roger Walker









FIGURE 1-2: PIC18F4X2 BLOCK DIAGRAM





4







- CPU can grab data...
 - from a register
 - from a memory location
 - provided as an immediate value
- Known as different <u>Addressing Modes</u>
- Determined by µC designers
 Cannot be altered by the programmer



Addressing Modes

- 1. Immediate
 - Operand part of the instruction (constant K)
- 2. Direct
 - Instruction has the operand of a RAM address and thus can be directly addressed

3. Register Indirect

Kind of like using pointers to address registers. There are specific SFRs set aside for this.

4. Indexed-ROM

 Constant fixed data stored alongside the program code



- Operand (data) is part of the instruction, thus 'immediately' available when instruction is fetched
 Immediate Data == "Literal" Data
- Literal Operations
 MOVLW 0x7F ; 7FH → WREG



ANDLW B'01000000';AND WREG with 40HSUBLW D'62';subtract WREG from 62



CSE@UTA





MOVLW 0X7f S ANDLW B'01000000' SUBLW D'62' **PROGRAM** ROM Data Program Bus Bus CPU Interrupt Т OSC Control Logic





- Operand (data) is part of the instruction, thus 'immediately' available when instruction is fetched
 - Immediate Data == "Literal" Data
- Using EQU

COUNT EQU 0x30 MOVLW COUNT ; 30H → WREG

;Assembler insures 30H placed in the second byte of the instruction

Lit	teral operations					
	15	8	7		0	
	OPCODE		k	(literal)		
k = 8-bit immediate value						

• RAM cannot be immediately addressed (i.e., there is no MOVKF).



Direct Addressing





Direct Addressing

- Operand (data) is obtained from or to file register
 - Data is in a RAM location whose address is <u>known</u> and included as part of the instruction

MOVLW	0x56	;WREG	= 561	I (imr	nediate	addr	ressing mod	le)
MOVWF	0 x 40	;copy	WREG	into	fileReg	RAM	location	40H
MOVFF	0x40,0x50	;copy	data	from	loc 40H	I to	50H.	

- Instead of "literal" data being put in ROM next to Opcode the address of the File Register location is put there
- Note the MOVWF can only access the current bank while the MOVFF instruction can access all of the 4K RAM address space (recall, that File register (RAM) arranged into 16 Banks of 256 bytes).



Bank Switching

- Max 4K of RAM (in PIC18 but not all have max)
- Only 256 bytes are addressable
- RAM is divided into a max of 16 banks
- Default bank's lower 128 bytes are general purpose, while upper 128 are the SFR

• MOVWF fileReg , A

- Until now we have ignored A
- If A=0 then default bank is used
- If A=1 then bank selector register is used to determine bank



Bank Addressing

MOVWF	Move W to f							
Syntax:	[label]	MOVW	- f[,a]					
Operands:	0 ≤ f ≤ 25 a ∈ [0,1]	5						
Operation:	$(W)\tof$							
Status Affected:	None							
Encoding:	0110	111a	ffff	ffff				
Description:	Move data from W to register 'f'. Location 'f' can be anywhere in the 256 byte bank. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).							
Words:	1							
Cvcles:	1		-					



Bank Addressing

 Direct Addressing Instructions take two bytes, one for the operation code and the other for an 8 bit 256 byte Access Bank address.



Figure 6-1b. MOVWF Direct Addressing Opcode

• Thus will need way to access the other banks



Direct Addressing









SFRs Special Function Registers

TABLE 4-1: SPECIAL FUNCTION REGISTER MAP

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2(3)	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch	_
FFBh	PCLATU	FDBh	PLUSW2 ⁽³⁾	FBBh	CCPR2L	F9Bh	_
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	_
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	—
FF8h	TBLPTRU	FD8h	STATUS	FB8h	_	F98h	_
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	_	F97h	—
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	_	F96h	TRISE ⁽²⁾
FF5h	TABLAT	FD5h	TOCON	FB5h	_	F95h	TRISD ⁽²⁾
FF4h	PRODH	FD4h	_	FB4h	_	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
FF0h	INTCON3	FD0h	RCON	FB0h	_	F90h	—
FEFh	INDF0 ⁽³⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	—
FEEh	POSTINC0(3)	FCEh	TMR1L	FAEh	RCREG	F8Eh	—
FEDh	POSTDEC0(3)	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽²⁾
FECh	PREINC0 ⁽³⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽²⁾
FEBh	PLUSW0 ⁽³⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	_	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	—
FE7h	INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	—
FE6h	POSTINC1(3)	FC6h	SSPCON1	FA6h	EECON1	F86h	—
FE5h	POSTDEC1 ⁽³⁾	FC5h	SSPCON2	FA5h	—	F85h	—
FE4h	PREINC1 ⁽³⁾	FC4h	ADRESH	FA4h	_	F84h	PORTE ⁽²⁾
FE3h	PLUSW1 ⁽³⁾	FC3h	ADRESL	FA3h	—	F83h	PORTD ⁽²⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	_	FA0h	PIE2	F80h	PORTA





Bank Selector Register

- Bank Selector Register (BSR) is an 8 bit register in the SFR
 - Only the 4 LSBs are used
- If using the BSR, then bank 0 is a continuous 00F-FFH and bank FH's upper 128 bytes are the SFR (as in the RAM map)
- Default value for BSR is 0
- Thus if need to use other banks:
 - Load BSR with the desired banks number MOVLB instruction can be helpful
 - Use A=1 in the instructions

• INCF MYREG, F, 0 vs. INCF MYREG, F, 1



MOVLB Bank Selector Register

MOVLB	Move literal to low nibble in BSR							
Syntax:	[label]	MOVLB	k					
Operands:	$0 \le k \le 255$							
Operation:	$k \rightarrow BSR$							
Status Affected:	None							
Encoding:	0000	0001	kkkk	kkkk				
Description:	The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).							
Words:	1							
Cycles:	1							



MOVFF FileRegS, FileRegD MOVFF 05H, 09H MOVFF 09H, LATC





- **MOVFF** can move data between any RAM registers without the need for BSR
- This is possible because MOVFF is 4 byte instruction (8 bits of opcode, 2*12 bits for address = 32 bits total)
- But no arithmetic can take place without the use of the WREG



MOVFF

MOVFF	Move f to	Move f to f							
Syntax:	[label]	MOVFF	f _s ,f _d						
Operands:	$\begin{array}{l} 0 \leq f_{s} \leq 4 \\ 0 \leq f_{d} \leq 4 \end{array}$	$0 \le f_s \le 4095$ $0 \le f_d \le 4095$							
Operation:	$(f_s) \rightarrow f_d$								
Status Affected:	None								
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d					
Description:	The contents of source register f_s' are moved to destination register f_d' . Location of source f_s' can be anywhere in the 4096 byte data space (000h to FFFh), and location of destination f_d' can also be any- where from 000h to FFFh								







TABLE 4-1: SPECIAL FUNCTION REGISTER MAP

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2(3)	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch	—
FFBh	PCLATU	FDBh	PLUSW2 ⁽³⁾	FBBh	CCPR2L	F9Bh	_
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	_
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	_
FF8h	TBLPTRU	FD8h	STATUS	FB8h	_	F98h	_
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	—	F97h	_
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	_	F96h	TRISE ⁽²⁾
FF5h	TABLAT	FD5h	TOCON	FB5h	_	F95h	TRISD ⁽²⁾
FF4h	PRODH	FD4h	_	FB4h	_	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	_
FF0h	INTCON3	FD0h	RCON	FB0h	—	F90h	—
FEFh	INDF0 ⁽³⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	—
FEEh	POSTINC0(3)	FCEh	TMR1L	FAEh	RCREG	F8Eh	_
FEDh	POSTDEC0(3)	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽²⁾
FECh	PREINC0 ⁽³⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽²⁾
FEBh	PLUSW0 ⁽³⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	-	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	—
FE7h	INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	—
FE6h	POSTINC1 ⁽³⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	—
FE5h	POSTDEC1 ⁽³⁾	FC5h	SSPCON2	FA5h	_	F85h	—
FE4h	PREINC1 ⁽³⁾	FC4h	ADRESH	FA4h	—	F84h	PORTE ⁽²⁾
FE3h	PLUSW1 ⁽³⁾	FC3h	ADRESL	FA3h		F83h	PORTD ⁽²⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	_	FA0h	PIE2	F80h	PORTA



TABLE 4-1: SPECIAL FUNCTION REGISTER MAP



Address	Name	Addres	s	Name	Address	Name	Address
FFFh	TOSU	FD	Fh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh
FFEh	TOSH	FD	Eh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh
FFDh	TOSL	FD	Dh	POSTDEC2(3)	FBDh	CCP1CON	F9Dh
FFCh	STKPTR	FD	Ch	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch
FFBh	PCLATU	FD	Bh	PLUSW2 ⁽³⁾	FBBh	CCPR2L	F9Bh
FFAh	PCLATH	FD	Ah	FSR2H	FBAh	CCP2CON	F9Ah
FF9h	PCL	FD	9h	FSR2L	FB9h	_	F99h
FF8h	TBLPTRU	FD	8h	STATUS	FB8h	_	F98h
FF7h	TBLPTRH	FD	7h	TMR0H	FB7h	_	F97h
FF6h	TBLPTRL	FD	6h	TMR0L	FB6h	_	F96h
FF5h	TABLAT	FD	5h	T0CON	FB5h	_	F95h
FF4h	PRODH	FD	4h	_	FB4h	—	F94h
FF3h	PRODL	FD	3h	OSCCON	FB3h	TMR3H	F93h
FF2h	INTCON	FD	2h	LVDCON	FB2h	TMR3L	F92h
FF1h	INTCON2	FD	1h	WDTCON	FB1h	T3CON	F91h
FF0h	INTCON3	FD	0h	RCON	FB0h	_	F90h
FEFh	INDF0 ⁽³⁾	FC	Fh	TMR1H	FAFh	SPBRG	F8Fh
FEEh	POSTINC0(3)	FC	Eh	TMR1L	FAEh	RCREG	F8Eh
FEDh	POSTDEC0(3)	FC	Dh	T1CON	FADh	TXREG	F8Dh
FECh	PREINC0 ⁽³⁾	FC	Ch	TMR2	FACh	TXSTA	F8Ch
FEBh	PLUSW0 ⁽³⁾	FC	Bh	PR2	FABh	RCSTA	F8Bh
FEAh	FSR0H	FC	Ah	T2CON	FAAh	_	F8Ah
FE9h	FSR0L	FC	9h	SSPBUF	FA9h	EEADR	F89h
FE8h	WREG	FC	8h	SSPADD	FA8h	EEDATA	F88h
FE7h	INDF1 ⁽³⁾	FC	7h	SSPSTAT	FA7h	EECON2	F87h
FE6h	POSTINC1 ⁽³⁾	FC	6h	SSPCON1	FA6h	EECON1	F86h
FE5h	POSTDEC1(3)	FC	5h	SSPCON2	FA5h	_	F85h
FE4h	PREINC1 ⁽³⁾	FC	4h	ADRESH	FA4h	_	F84h
FE3h	PLUSW1 ⁽³⁾	FC	3h	ADRESL	FA3h	_	F83h
FE2h	FSR1H	FC	2h	ADCON0	FA2h	IPR2	F82h
FE1h	FSR1L	FC	1h	ADCON1	FA1h	PIR2	F81h
FE0h	BSR	FC	0h	_	FA0h	PIE2	F80h

Name IPR1 PIR1 PIE1

_ _ _ _ _ _ TRISE⁽²⁾ TRISD⁽²⁾ TRISC TRISB TRISA _ _ _ _ LATE⁽²⁾ LATD⁽²⁾ LATC LATB LATA _ _ _ _ PORTE⁽²⁾ PORTD⁽²⁾ PORTC

> PORTB PORTA



- A special register (NOT SFR) is used as a pointer (actually 3)
- FSRs (File Select Register) are 12-bit registers:
 - FSR0, FSR1, FSR2
 - Each is represented by two SFRs, e.g., FSR0 has FSR0L and FSR0H

LFSR 1, 0x030 ; load 0x30 into FSR 1 LFSR 0, 0x130 ; load 0x130 into FSR 0

- The file register that the FSR is pointing to can be than reached in <u>INDF0, INDF1, and INDF2</u>, respectively LFSR 0, 0x130
 - **MOVWF INDF0** ; contents of W moved to fileReg 0x130





FSR0-2 Registers Used for Register Indirect

- Each FSR0-2 register is 12 bits thus consisting of two one byte file registers.
- The low order 8 bits are in one byte (FSRxL) and the upper 4 bits in the low order bits (or nibble) of the second byte (FSRxH).



FUCN	PREINC2"	
FDBh	PLUSW2 ⁽³⁾	
FDAh	FSR2H	
FD9h	FSR2L	
FD8h	STATUS	
FD7h	TMR0H	



Register Indirect Addressing Advantages

- Can now access data dynamically instead of just statically (Direct Add. Mode)
- We can simply increment the pointer == incrementing a file register (**INCF f, 1**)
- Effective for sequential data (array/string) operations
- There are instructions for incrementing FSRs and clearing memory locations to which FSR points.

Assume that RAM locations 30–34H have a string of ASCII data, as shown below. Write a program to get each character and send it to Port B one byte at a time. Show the program using:

30 = ('H') 31 = ('E') 32 = ('L') 33 = ('L') 34 = ('O')

Assume that RAM locations 30–34H have a string of ASCII data, as shown below. Write a program to get each character and send it to Port B one byte at a time. Show the program using: 30 = ('H')

(a) Using direct addressing mode

CLRF TRISB MOVFF 0x30, PORTB MOVFF 0x31, PORTB MOVFF 0x32, PORTB MOVFF 0x33, PORTB MOVFF 0x34, PORTB ; make Port B an output ; copy contents of loc 0x30 to PB 33 = ('L')34 = ('O') Assume that RAM locations 30–34H have a string of ASCII data, as shown below. Write a program to get each character and send it to Port B one byte at a time. Show the program using: 30 = ('H')

;make Port B an output

; copy contents of loc 0x30 to PB 33 = (L')

31 = (E')

32 = (L')

34 = ('O')

(a) Using direct addressing mode

CLRF TRISB MOVFF 0x30, PORTB MOVFF 0x31, PORTB MOVFF 0x32, PORTB MOVFF 0x33, PORTB MOVFF 0x34, PORTB

(b) Using register indirect mode

COUNTREG EOU 0x20 ;fileReg loc for counter ;counter value CNTVAL EQU 5 ;make Port B an output (TRSI = 0 = out) CLRF TRISB MOVLW CNTVAL ;WREG = 5MOVWF COUNTREG ; load the counter, Count = 5;load pointer. FSR2 = 30H, RAM address LFSR 2,0x30 MOVF INDF2,W ; copy RAM loc FSR2 points at to WREG MOVWF PORTB ; copy WREG to PORTB INCF FSR2L ; increment FSR2 to point at next loc DECF COUNTREG, F ;decrement counter 36 BNZ **B**3 ;loop until counter = zero

B3


Useful Instruction for Work with the FSR Registers

- **INDFn** after operation, the FSRn stays the same
 - CLRF INDF1 ;clears fileReg pointed to by FSR1, FSR1 unchanged
- POSTINCn after operation, the FSRn is incremented
 MOVWF POSTINC2 ;copy WREG to fileReg pointed..., FSR2++
- **PREINCn** FSRn is incremented, then operation is performed – ADDWF PREINC0 ;FSR0++, new pointer address added to WREG
- **POSTDECn** after operation, the FSRn is decremented
 - MOVWF POSTDEC1 ;copy WREG to fileReg pointed..., FSR1--
- PLUSWn after operation on address of (FSRn + WREG), FSRn & W unchanged
 - CLRF PLUSW1 ;clears fileReg pointed to by FSR1+WREG, FSR1 and WREG remain unchanged
 - Note: The auto-increment/decrement affects the entire 12 bits of FSRn and has no effect on Status register. Thus FSRn going from FFF to 000 will not be detected by the flags.



FSR Auto-increment

Write a program to clear 16 RAM locations starting at RAM address 60H.

COUNTI	REG EQU	0x10	;fileReg loc for counter
CNTVAI	EQU D	'16'	;counter value
	MOVLW	CNTVAL	;WREG = 16
	MOVWF	COUNTREG	;load the counter, Count = 16
	LFSR	1,0x60	;load pointer. SFR0 = 40H, RAM address
B3	CLRF	POSTINC1	;clear RAM, increment FSR1 pointer
	DECF	COUNTREG, F	;decrement counter
	BNZ	B3	;loop until counter = zero



B3

FSR Auto-increment

^c Write a program to copy a block of 5 bytes of data from RAM locations starting at 30H – to RAM locations starting at 60H.

Solution:

COUNTRE	EG EQU 0x10	;fileReg loc for counter
CNTVAL	EQU D'5'	;counter value
MOVLW	CNTVAL	;WREG = 10
MOVWF	COUNTREG	;load the counter, count = 10
LFSR	0,0x30	;load pointer. FSR0 = 30H, RAM address
LFSR	1,0x60	;load pointer. FSR1 = 60H, RAM address
MOVF	POSTINC0,W	;copy RAM to WREG and increment FSR0
MOVWF	POSTINC1	;copy WREG to RAM and increment FSR1
DECF	COUNTREG, F	;decrement counter
BNZ	B3	;loop until counter = zero

Before we run the above program.

30 = ('H') 31 = ('E') 32 = ('L') 33 = ('L') 34 = ('O')

After the program is run, the addresses 60–64H have the same data as 30–34H.

$$30 = ('H')$$
 $31 = ('E')$ $32 = ('L')$ $33 = ('L')$ $34 = ('O')$
 $60 = ('H')$ $61 = ('E')$ $62 = ('L')$ $63 = ('L')$ $64 = ('O')$

39







Storing Data in Program Memory (ROM)

• The ROM (program memory) can be used to store constants (e.g., strings) to save available RAM space



41



Memory Sizes on the 452

TABLE 1-1: DEVICE FEATURES

Features	PIC18F242	PIC18F252	PIC18F442	PIC18F452
Operating Frequency	DC - 40 MHz	DC - 40 MHz	DC - 40 MHz	DC - 40 MHz
Program Memory (Bytes)	16K	32K	16K	32K
Program Memory (Instructions)	8192	16384	8192	16384
Data Memory (Bytes)	768	1536	768	1536
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	17	17	18	18
I/O Ports	Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	2	2
	MSSP.	MSSP.	MSSP.	MSSP.





INSTRUCTIONS IN PROGRAM MEMORY

ī.

			LSB = 1	LSB = 0	Word Address \downarrow
	Program M	lemory			000000h
	Byte Locat	ions \rightarrow			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h



DB – Define Byte or "Declare Data of One Byte"

- Assembler <u>directive</u> **DB** can be used to store/write bytes in ROM (program mem)
 - 8-bit chunks
 - Fixed data

	ORG	500H	;must be even address
DATA1	DB	D'28'	
DATA2	DB	0x39	
	ORG	510H	;must be even address
DATA3	DB	'H','E','L','L','O','	'1'
	ORG	520H	;must be even address
DATA4	DB	"Hello World"	



DB – Define Byte or "Declare Data of One Byte"

; MY DA		IN R	OM u		motico	it muct	ha an	ouron	addroga
ראיייאר		יוחה ב סנוש			, DECIMAT	ic must	boy)	even	aduress
	שת	D.78			; DECIMAL	(3E 3~	hex)		
	DR	B·00.	ττοτί)Т.	; BINARY	(35 IN	nex)		
DATAS	DR	0X39			; HŁĂ				
	ORC	3 5101	н		:notice	it must	be an	even	address
ገልሞል4	DR	171	-		.single	ASCIT	har that	- , , II	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	פס	121	101 1	01 15	, SINGIC PARCIT r	umberg			
PUTU)	כע	<i>4</i> 1	v ,	0, 5	,	TOUDETS			
	OD	2 5101	u		·notice	it muct	ha an	0170m	addrees
ገለሞለፉ		Lan. Lan.	יי ז א די		, NCCICE	itring		even	auuress
DATAO	DD	nei.	IO AI	J T	;ASCII E	scring			
	EINI	,	_						
DAT	EINI A1	,	DATA	2	DATA3				
DAT 500	ENI A1	(1C)	DATA 501	2 = (35)	DATA3 502 = (1	39)			
DAT 500	A1	(1C)	DATA 501	2 = (35)	DATA3 502 = (1	39)			
DAT 500 DAT	A1 =	(1C)	DATA 501 DATA	2 = (35) 5	DATA3 502 = (39)			
DAT 500 DAT 510	A1 A4	(1C) (59)	DATA 501 DATA 511	2 = (35) 5 = (32)	DATA3 502 = (1 512 = (1	39) 30) 513	= (30)	514 -	= (35)
DAT 500 DAT 510	A1 A1 A4 =	(1C) (59) Y	DATA 501 DATA 511	2 = (35) 5 = (32) 2	DATA3 502 = (512 = (39) 30) 513 0	= (30) 0	514 -	= (35) 5
DAT 500 DAT 510	A1 A4 =	(1C) (59) Y	DATA 501 DATA 511	2 = (35) 5 = (32) 2	DATA3 502 = (1 512 = (1	39) 30) 513 0	= (30) 0	514 -	= (35) 5
DAT 500 DAT 510	A1 A4 A6	(1C) (59) Y	DATA 501 DATA 511	2 = (35) 5 = (32) 2	DATA3 502 = (512 = (39) 30) 513 0	= (30) 0	514 -	= (35) 5
DAT 500 DAT 510 DAT 518	A1 A4 A6	(1C) (59) Y (48)	DATA 501 DATA 511 519	2 = (35) 5 = (32) 2 = (65)	DATA3 502 = (1) 512 = (1) 51A = (1)	39) 30) 513 0 6C) 51B	= (30) 0 = (6C)	514 = 51C =	= (35) 5 = (6F)
DAT 500 DAT 510 DAT 518	A1 A4 A6 =	(1C) (59) Y (48) H (20)	DATA 501 DATA 511 519	$ \begin{array}{r} 2 \\ = (35) \\ 5 \\ = (32) \\ 2 \\ = (65) \\ e \\ (41) \end{array} $	DATA3 502 = (1) 512 = (1) 51A = (1)	39) 30) 513 0 6C) 51B 1	= (30) 0 = (6C) 1 (40)	514 ·	= (35) 5 = (6F) 0
DAT 500 DAT 510 DAT 518 512	A1 A4 A6 A6	(1C) (59) Y (48) H (20)	DATA 501 DATA 511 519 51E	2 = (35) $5 = (32)$ $2 = (65)$ $e = (41)$	DATA3 502 = (1) 512 = (1) 51A = (1) 51F = (1)	39) 30) 513 0 6C) 51B 1 4C) 520	$= (30) \\ 0 \\ = (6C) \\ 1 \\ = (49) \\ T$	514 : 51C :	= (35) 5 = (6F) 0





• Can use **DATA** directive for larger values

• **DB**: 0 – 255 (0x00 – 0xFF)

• **DATA**: 0 – 65,535 (0x00 – 0xFFFF)

MPLAB Ex.



Lookup Tables

- Instead of calculating, sometimes storing lookup tables is more efficient

 (cosine/sine tables, square tables, etc.)
- Lookup tables can be stored as instructions in the ROM
- **RETLW K** is a return from subroutine command that copies K into WREG as well. This can be used easily for lookup tables.



Reading Data from ROM

- Register indirect ROM addressing, i.e., accessing ROM is done through SFR registers

 Known as *table processing*
- TBLPTR is a 21 bit register pointing to the data accessed in ROM

 (TBLPTRU, TBLPTRH, TBLPTRL)
- **TBLAT** (table latch) is used to copy/hold the data pointed by TBLPTR, once instructed





Table 6-3: PIC18 Table Read Instructions

Instruction	Function	Description
TBLRD*	Table read	After read, TBLPTR stays the same
TBLRD*+	Table read with post-inc.	Reads and increments TBLPTR
TBLRD*-	Table read with post-dec.	Reads and decrements TBLPTR
TBLRD+*	Table read with pre-inc.	Increments TBLPTR and then reads
Note: The byte of	f data is read into the TABLATch	register from code space pointed to by
TBLPTR.		- • • • •

Assuming that program ROM space starting at 250H contains "USA", write a program to send all the characters to Port B one byte at a time.

OF MO MO MO B7 TF MO B2	RG OVLW OVWF OVWF LRF BLRD* OVF Z	0000H 0x50 TBLPTRL 0x02 TBLPTRH TRISB + TABLAT,W EXIT	<pre>;burn into ROM starting at 0 ;WREG = 50 low-byte addr ;look-up table low-byte addr ;WREG = 2, high-byte addr ;look-up table high-byte addr ;TRSIB = 00 (Port B as output) ;bring in next byte and inc TBLPTR ;copy to WREG (Z = 1, if null) ;is it null char? exit if yes</pre>	
MO BI EXIT GO	OVWF RA OTO	PORTB B7 EXIT	;send it to Port B ;continue	
OI MYDATA EI	RG DB ND	0x250 "USA",0	;notice null 51	

Write a program to get the x value from Port B and send $x^2 + 2x + 3$ to Port C. Assume PB3–PB0 has the x value of 0–9. Use a look-up table instead of a multiply instruction.

Solution:

	ORG	0	
	SETF	TRISB	;TRISB = FFh (Port B as input)
	CLRF	TRISC	;TRISC = 00 (Port C as output)
B1	MOVF	PORTB,W	;read x from Port B into WREG
	ANDLW	0x0F	;mask upper bits
	CALL	XSQR_TABLE	;get x ² from the look-up table
	MOVWF	PORTC	;copy it to Port C
	BRA	B1	;continue
XSQR_	TABLE		
	MULLW	0x2	;align it for even address
	MOVFF	PRODL, WREG	;put it into WREG for indexing
	ADDWF	PCL	;PCL = PCL + WREG
	RETLW	D'3'	$(0)^{2} + 2(0) + 3 = 3$
	RETLW	D'6'	$(1)^{2} + 2(1) + 3 = 6$
	RETLW	D'11'	$(2)^{2} + 2(2) + 3 = 11$
	RETLW	D'18'	$(3)^{2} + 2(3) + 3 = 18$
	RETLW	D'27'	$(4)^{2} + 2(4) + 3 = 27$
	RETLW	D'38'	$(5)^{2} + 2(5) + 3 = 38$
	RETLW	D'51'	$;(6)^{2} + 2(6) + 3 = 51$
	RETLW	D'66'	$;(7)^2 + 2(7) + 3 = 66$
	RETLW	D'83'	$;(8)^2 + 2(8) + 3 = 83$ MPLAB Ex.
	RETLW	D'102'	$;(9)^2 + 2(9) + 3 = 102$
	END		



Macros

- Macro is used for referencing the same group of instructions repeatedly
 - Macro == sequence of instructions
- Thus do not have to repeat/write the instructions each time instruction group are used

 For useful non-standard operations
- Place/define "above" your main code (ORG 0)
- Macros can call other macros or itself recursively
 Max 16 nested macro calls



. . .



name	MACRO arg1, , argN ENDM	;200 character limit ;macro body ;macro body
	ENDIVI	

E.g.: create a copy literal to file register operation

MOVLF MACRO k, myReg MOVLW k MOVWF myReg ENDM ORG 0

MOVLF 0x55, 0x20 MOVLF 0xFF, PORTB



- Must declare **labels** in the macro's body as LOCAL to prevent conflictions
- LOCAL <u>must</u> be used right after macro dir.

The LOCAL directive can be used to declare all names and labels at once as follows:

LOCAL	name1, name2, name3
or one at a time as:	
LOCAL	name1
LOCAL	name2
LOCAL	name3



Macros – LOCAL Directive

DELAY	2 MACI	RO V1,	V2,	R1,	R2
	LOCAL	BACK			
	LOCAL	AGAIN			
	MOVLW	V2			
	MOVWF	R2			
AGAIN	MOVLW	V1			
	MOVWF	R1			
BACK	NOP				
	DECF	R1,F			
	BNZ	BACK			
	DECF	R2,F			
	BNZ	AGAIN			
	ENDM				



MPLAB Ex.



Macro vs. Subroutine

• Macros

- Increase overall code size
 - 10-instruction macro called 10 times = 100 total instructions
- Allows in-line arguments in macro call
- No return values

Subroutines

- Fixed code size
- No in-line arguments when calling a subroutine
- Return value is "possible"
 - retlw (return with literal in WREG)
- Uses stack space
 - Too many nested calls can cause stack issues



#INCLUDE Directives

- Use INCLUDE directive to reference macros/code defined in other files
- The specified file is read in a source code

4.42.1 Syntax

Preferred:

#include include_file
#include "include_file"
#include <include_file>

Supported:

include include_file
include "include_file"
include <include_file>

#include P18F452.inc

#include <MyMacros.mac>

#include "C:\Program Files....h"

Assembler will look for file in...

- 1. current working directory
- 2. source file directory
- 3. MPASM assembler executable directory



Modules

- With having the main procedure and subroutines in the same file...
 - If one subroutine fails, all must be rewritten
- Treat each subroutine as its own program
 - Known as "modules"
 - Each a separate file (.o or .asm file)
 - Assembled and tested independently
 - All brought together (linked) to form a single program



Modules Directives

• EXTERN

 Notifies assembler/linker that certain names and variables are not defined in the present module but in another (externally)

• GLOBAL

- Notifies assembler/linker that certain names and variables may be used by other outside (external) modules
- GLOBAL (public) allows the assembler and linker to match it with its EXTERN counterpart(s)



Module Example

			;		CALCOSB ASM	- CALCULATING CHECKSUM BYTE
;		ILATING AND TRETING OURCESIM RUTE	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	#incl	ude P18F458.	inc
FROG 0-8: #inc RAM_ADDR COUNTREG CNTVAL CNTVAL1	MAIN.ASM - CALCO lude P18F458.INC EQU 40H EQU 0x20 EQU 4 EQU 5	;fileReg loc for counter ;counter value ;counter value	RAM_2 COUN CNTV2 CNTV2	ADDR FREG AL AL1 GLOBA	EQU 40H EQU 0x20 EQU 4 EQU 5 AL CAL_CHKSUM	;fileReg loc for counter ;counter value ;counter value
EXTE EXTE	RN CAL_CHKSUM RN TEST_CHKSUM		PGM CAL	CODE CHKSUM		;we use this to inform the linker that ;the code segment has the name PGM
PGM CODE			II -	MOVL	CNTVAL	; WREG = 4
; ORG CALL CALL CALL BRA	main program 0 COPY_DATA CAL_CHKSUM TEST_CHKSUM \$;this subroutine is in this fil ;this sub is in external file ;this sub is in external file	e C2	MOVWI LFSR CLRF ADDWI DECF BNZ	F COUNTREG 0,RAM_ADDR WREG F POSTINC0,W COUNTREG,F C2	;load the counter ;load pointer. FSR0 = 40H ;add RAM to WREG and increment FSR0 ;decrement counter ;loop until counter = zero
_			- 1	XORL	0xFF	;l's comp
				ADDLV MOVWI RETUI END	(1 7 POSTINCO RN	;2.comp1



Module Example

PROG 6-6. MAIN ASM - CALCULATING AND TESTING CHECKSUM BYTE	;;PROG 6-6: CALCCSB.ASM - CALCULATING CHECKSUM BYTE #include P18F458.inc
<pre>#include P18F458.INC RAM_ADDR EQU 40H COUNTREG EQU 0x20 ;fileReg loc for counter CNTVAL EQU 4 ;counter value CNTVAL1 EQU 5 ;counter value</pre>	RAM_ADDR EQU 40H COUNTREG EQU 0x20 ;fileReg loc for counter CNTVAL EQU 4 ;counter value CNTVAL1 EQU 5 ;counter value GLOBAL CAL_CHKSUM
EXTERN CAL_CHKSUM EXTERN TEST_CHKSUM	PGM CODE ;we use this to inform the linker that ;the code segment has the name PGM CAL CHKSUM
<pre>PGM CODE ;main program ORG 0 CALL COPY_DATA , onis subroutine is in this file CALL CAL_CHKSUM ; this sub is in external file CALL TEST_CHKSUM ; this sub is in external file BRA \$</pre>	MOVLW CNTVAL ;WREG = 4 MOVWF COUNTREG ;load the counter LFSR 0,RAM_ADDR ;load pointer. FSR0 = 40H CLRF WREG ;add RAM to WREG and increment FSR DECF COUNTREG,F ;decrement counter BNZ C2 ;loop until counter = zero XORLW 0xFF ;1's comp ADDLW 1 ;2'compl MOVWF POSTINCO RETURN END END



- - -

Data <u>RAM</u> in C

- PIC18 has 4K of RAM (file registers)
- Compiler has chosen variable (data) locations automatically so far
- NEAR and FAR storage qualifiers

Storage qualifier	RAM					
near	In access bank					
far	Anywhere in data RAM file register (default)					

near unsigned char myArray[100];

```
far unsigned char myArray[100];
```



Working With Data in <u>ROM</u> Using C

Use the keyword rom

0110

0120

F000 D7FD

Opcode Hex Machine Symbolic

FFOO FFFF FFFF FFFF

```
#include <P18F458.h>
rom const char mynum[] = "0123456789"; //uses program
                           //ROM space for fixed (constant) data
void main(void)
     unsigned char z;
     TRISB = 0;
                          //make Port B an output
     for(z=0;z<10;z++)
       PORTB=mynum[z];
                                                                - O X
 Program Memory
                          06
                               08
                                    OA
                                         OC.
                                              OE
                                                        ASCII
 Address
          00
               02
                     04
                   5B66 D7BF 0012
                                        FFE6
                                             CFE1 e...f[.. .....
   0000
         0765
              OEOO
                                   CFD9
              52E6
                    6A93 6ADF 50DF
                                   080A E30B
                                            50DF ....R.j.j .P.....P
   OODO
         FFD9
         6AF7 OF16 6EF6 OE01 22F7
                                   8000
                                        50F5 6E81 .j...n.. ."...P.n
   OOEO
                    52E5 52E5 CFE7 FFD9
                                        0012 EE15 .*...R.R .....
   OOFO
         2 ADF
              D7F2
   0100
         F000 EE25
                   F000 6AF8 9C01 EC16 F000 EC65 ..%....j .....e.
```

3534 3736

FFFF FFFF FFFF FFFF

3938

.....01 23456789

Figure 7-14. Fixed Data Placed in Program ROM as Shown in MPLAB

0012 3130 3332



Using Near

- near and far can be used to control where the data in the ROM should be (in low 64K or anywhere)
- More efficient use of code space

Table 7-6: NEAR and F	AR Usage fo	r ROM		1						
Storage qualifier	ROM									
near	In progra	In program space of 0000–FFFFH (64 kB)								
far	In progra	am space o	of 00000	00–1F	FFFFH (2 N	MB)				
<pre>//Program 7-2A #include <p18f458.h> near rom const o void main(void) { unsigned char z TRISB = 0; for(z=0;z<5;z++) PORTB = mydat } }</p18f458.h></pre>	char mydata ; a[z];	[] = "HE	LLO"; //m	//prc	ogram ROM Port B an	data output				
🗖 Program Memory				and sheet in						
Address 00	02 04 06	08 0.	L OC	OE	ASCI	I ^				
00B0 D7F9 C)67 FFF6 CO68	8 FFF7 CO F 0012 CFI	9 FFF8 9 FFE6	0100 CFE1	gh ef[.i				

Address	00	02	04	06	08	OA	OC	OE	AS	CII	
0080	D7F9	C067	FFF6	C068	FFF7	C069	FFF8	0100	gh.	i	
0000	0765	OEOO	5B66	D7BF	0012	CFD9	FFE6	CFE1	ef[
OODO	FFD9	52E6	6493	6ADF	SODF	0805	E3OB	SODF	R.j.j	.PP	
OOEO	6AF7	OF16	6EF6	OE01	22F7	0008	50F5	6E81	.jn	."P.n	
OOFO	2 ADF	D7F2	52E5	52E5	CFE7	FFD9	0012	EE15	.*R.R		
0100	F000	EE25	F000	6AF8	9C01	EC16	F000	EC65	∜j	e.	
0110	F000	D7FD	0012	4548	4C4C	004F	FFFF	FFFF	HE	LLO	_
Opcode Hex	Machine	Symbo	olic			No.		dine :			



Placing ASM Code/Data in C

- Assembly can be directly embedded in C code
 - #asm and #endasm
 - or asm();

```
unsigned int var;
void main(void)
   var = 1;
#asm
            // like this...
    BCF 0,3
    BANKSEL ( var)
    RLF (var) &07fh
    RLF ( var+1) &07fh
#endasm
             // do it again the other way...
    asm("BCF 0,3");
    asm("BANKSEL var");
    asm("RLF ( var) &07fh");
    asm("RLF ( var+1)&07fh");
```



#pragma

 In C, can put code or data at exact ROM or RAM address

2.9.1.1 SYNT	AX			
section-directive	-			
# pragma	udata	[attribute-list]	[section-name	[=address]]
# pragma	idata	[attribute-list]	[section-name	[=address]]
# pragma	romdat	a [overlay]	[section-name	[=address]]
# pragma	code [overlay] [se	ection-name [=a	address]]



Placing ASM Code in C at Specific Addresses

To place code at specific ROM address
 ORG (for ASM) #pragma (for C compiler)

```
#include <P18F458.h>
#pragma code main = 0x50 //place the main at ROM addr 0x50
void MSDelay(unsigned int);
void main(void)
   unsigned char mydata[] = "HELLO";
   unsigned char z;
   TRISB = 0; //make Port B an output
   for(z=0;z<5;z++)
      PORTB = mydata[z];
      MSDelay(250);
#pragma code MSDelay = 0x300 //place delay at ROM addr 0x300
void MSDelay (unsigned int itime)
   unsigned int i;
   unsigned char j;
   for(i=0;i<itime;i++)</pre>
     for(j=0;j<165;j++);</pre>
```



Placing ASM ROM Data in C at Specific Addresses

To place data at specific ROM address
 ORG (for ASM) #pragma (for C compiler)

#include <P18F458.h>
#pragma romdata mydata = 0x200 //place mydata at ROM addr 0x200
 near rom const char mydata[] = "HELLO"; //ROM data
void main(void)
 {
 unsigned char z;

TRISB = 0; //make Port B an output
for(z=0;z<5;z++)
PORTB = mydata[z];</pre>

Address	00	02	04	06	08	OA	OC	OE	ASCII	
01F0	FFFF		ι							
0200	4548	4C4C	004F	FFFF	FFFF	FFFF	FFFF	FFFF	HELLO	
0210	FFFF									
0220	FFFF		e.							
0230	FFFF									

70



Idata Example

```
//Program 7-9 (using idata)
#include <P18F458.h>
#pragma idata mvdata = 0x150
unsigned char mydata[] = "HELLO"; //RAM data
void main(void)
{
    unsigned char z;
    TRISB = 0;
    for(z=0;z<5;z++)
        PORTB = mydata[z];
    }
</pre>
```

We can verify the above concept by simulating the program on the MPLAB and examining the RAM at address 0x150.

Address	00	01	02	03	04	05	06	07	08	09	OA	OB	OC	OD	OE	OF	ASCII
0140	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0150	48	45	4C	4C	4F	00	00	00	00	00	00	00	00	00	00	00	HELLO
0160	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0170	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0180	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	

Figure 7-22. Screen Shot for Program 7-9





- Two variables can use the same space if they are not used at the same time
- The compiler may decide to use the same physical location for variables x and y in the following two functions:

```
unsigned char functionA(void)
{
    overlay unsigned int x=0;
    x++;
    return x;
}
unsigned char functionB(void)
{
    overlay unsigned int y=5;
    y--;
    return y;
}
```

• What would happen if functionA called functionB?






Non-Volatile Memory in PICs







- In addition to the volatile (but flip-flop based and thus stabile) SRAM, there are two kinds of non-volatile memory integrated into PIC18Fs:
 - Flash EPROM, this is the memory in which <u>firmware</u> is uploaded
 - **EEPROM** memory, for storing variables that should not be reset
- Why not only use one kind?
 - **EEPROM** is more expensive, but it can be rewritten byte-by-byte.
 - **Flash EPROM**, before rewriting, requires a block erase (flashing it) and can only be written one block at a time.
- In general, electrically erasable programmable ROM can only be rewritten a limited amount of times before being damaged (~100k times).



EEPROM

- Four SFRs used for EEPROM read/write – EECON1
 - Control register for EEPROM access
 - EECON2
 - "Dummy" register used for writing sequence

– EEDATA

• Holds the 8-bit data for writing to or reading from

– EEADR

• Holds the EEPROM location (address of data)



instruction uses.



SFRs for EEPROM

SPECIAL FUNCTION REGISTER MAP TABLE 4-1:

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2(3)	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch	_
FFBh	PCLATU	FDBh	PLUSW2 ⁽³⁾	FBBh	CCPR2L	F9Bh	_
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	_
FF9h	PCL	FD9h	FSR2L	FB9h	—	F99h	_
FF8h	TBLPTRU	FD8h	STATUS	FB8h	_	F98h	_
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	_	F97h	_
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	_	F96h	TRISE ⁽²⁾
FF5h	TABLAT	FD5h	TOCON	FB5h	—	F95h	TRISD ⁽²⁾
FF4h	PRODH	FD4h	_	FB4h	_	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	_
FF0h	INTCON3	FD0h	RCON	FB0h	—	F90h	_
FEFh	INDF0 ⁽³⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	_
FEEh	POSTINC0 ⁽³⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	_
FEDh	POSTDEC0(3)	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽²⁾
FECh	PREINC0 ⁽³⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽²⁾
FEBh	PLUSW0 ⁽³⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAb		F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	_
FE7h	INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	_
FE6h	POSTINC1 ⁽³⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	_
FE5h	POSTDEC1 ⁽³⁾	FC5h	SSPCON2	FA5h	—	F85h	_
FE4h	PREINC1 ⁽³⁾	FC4h	ADRESH	FA4h	_	F84h	PORTE ⁽²⁾
FE3h	PLUSW1 ⁽³⁾	FC3h	ADRESL	FA3h	_	F83h	PORTD ⁽²⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	_	FA0h	PIE2	F80h	PORTA



REGISTER 6-1: EECON1 REGISTER (ADDRESS FA6h)



	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0				
	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD				
	bit 7			•	•			bit 0				
bit 7	EEPGD: FLASH Program or Data EEPROM Memory Select bit											
	1 = Access FLASH Program memory 0 = Access Data EEPROM memory											
bit 6	CFGS: FLASH Program/Data EE or Configuration Select bit											
	1 = Access 0 = Access	Configuration	on or Calibra gram or Da	ation registe ta EEPRON	ers I memory							
bit 5	Unimplemented: Read as '0'											
bit 4	FREE: FLASH Row Erase Enable bit											
	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only 											
bit 3	WRERR: FLASH Program/Data EE Error Flag bit											
	 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed 											
	Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.											
bit 2	WREN: FL	ASH Progra	m/Data EE	Write Enabl	e bit							
	1 = Allows write cycles											
	0 = Inhibits	write to the	EEPROM									
bit 1	WR: Write	Control bit										
	 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 											
bit 0	RD: Read	Control bit										
	1 = Initiates (Read t in softw	an EEPRO akes one cy vare. RD bit	M read cle. RD is cl cannot be s	leared in hai et when EE	rdware. The PGD = 1.)	RD bit can c	only be set (r	not cleared)				

0 = Does not initiate an EEPROM read



Writing to EEPROM

- 1. Load **EEADR** with EEPROM location destination
- 2. Load **EEDATA** with data we want to write
- 3. Set **EECON1** configurations for <u>writing</u> EEPGD = 0, CFGS = 0, WREN = 1
- 4. Write 0x55 to **EECON2**
- 5. Write 0xAA to **EECON2**
- 6. Set EECON1bits.WR = 1
- 7. Wait until **WR** bit clears to 0



Reading From EEPROM

- 1. Load **EEADR** with EEPROM location source
- 2. Set **EECON1** configurations for <u>reading</u> EEPGD = 0, CFGS = 0, RD = 1
- 3. Data is fetched and put into **EEDATA**
- 4. Copy **EEDATA** to variable/RAM location to use as a normal value



EEPROM Header File

• Can use **EEP.h** for simpler functions calls for EEPROM writing and reading

```
29
        CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
30
31
    #include <pconfig.h>
32
33
    /* FUNCTION PROTOTYPES */
    #if defined (EEP V1) || defined (EEP V2) || defined (EEP V3)
34
35
36
    void Busy eep ( void );
37
    unsigned char Read b eep( unsigned int badd );
    void Write b eep( unsigned int badd, unsigned char bdat );
38
39
40
    -#endif
41
42
43
    #endif
```